Synthesis + STA Engineer (SI80FF RM 3488)

Position: Synthesis + STA Engineer (SI80FF RM 3488)

Responsibilities & Required Experience:

• Strong understanding of timing closure for multi-clock, high-frequency timing, congestion, crosstalk, and area-sensitive designs.
• Collaborate with RTL designers for constraint development and cleanup.
• Proficient in Synopsys/Cadence tools with hands-on experience in advance features of Design compiler and PrimeTime SI.
• Deep expertise in low-power design (UPF/CPF), clock gating, logic optimization, and integration of high-speed interfaces like DDR and PCIe
• Provide technical leadership to successful tape outs at advanced technology nodes (7nm, 5nm and 3nm).
• Good scripting, communication and debugging skills.

*******************************************************************************************************************************************