Senior DV Engineer – UVM/SystemVerilog (BB810ST RM 4328)
Position: Senior DV Engineer – UVM/SystemVerilog (BB810ST RM 4328) Very good knowledge of UVM and SystemVerilog.Some networking experience/exposure is welcome. *************************************************************************************
